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Abstract
This is a user manual for Version   of the Myrinet simulation package Users of the V  pack
age can specify arbitrary network topologies composed of Myrinet switches with dierent number
of ports For example port and  port switches can be used in a single system Because the
V  model supports arbitrary topologies simple XthenY source routing is no longer sucient
to model the required routing Thus users of the V  package must specify the routing table
themselves In addition to track improvements to the circuit technologies used in the Myrinet
switches the clock rate latency and bandwidth have been parameterized Users can change the
parameters in order to meet their simulation needs In the manual the exampledriven method is
used to explain how to build your own Myrinet switch systems
 
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 Interfaces with the Upper Level Simulation Codes 
  Introduction
This is the user manual for the congurable Myrinet	
 
simulation package that has been developed
for the Avalanche project at University of Utah This package requires the use of the PAINT
architecture simulator  which was evolved as part of the Avalanche eort from the University
of Rochesters MINT simulator To use this Myrinet simulation package you must link with
the PAINT library and use PAINT to drive the simulation itself

Please refer to the Avalanched
project home page at http wwwcsutaheduprojectsavalanche for more details about the PAINT
simulation and to acquire a copy of PAINT
Version   of the Myrinet simulation package was designed to allow a high degree of congura
bility of the modeled network Version 	 modeled only simple square mesh topologies with port
switches and users could specify only a limited number of switch parameters As Myricom released
larger and faster versions of their Myrinet switches the V	 simulation model became obsolete
Users of the V  package can specify arbitrary network topologies composed of Myrinet switches
with dierent number of ports For example port and  port switches can be used in a single
system Because the V  model supports arbitrary topologies simple XthenY source routing is
no longer sucient to model the required routing Thus users of the V  package must specify
the routing table themselves as described in Section   In addition to track improvements to the
circuit technologies used in the Myrinet switches the clock rate latency and bandwidth have been
parameterized Users can change the parameters in order to meet their simulation needs
The remainder of this user manual is organized as follows In Section   the formats of the
system conguration les are explained through a series of examples Section  describes the
interface between the Myrinet simulation package with PAINT so that users can integrate their
Myrinet network model into their PAINT architecture model
 Conguration Files
Users of this package must provide three conguration les
  a system parameter le that describes the performance parameters of the switches and links
in the system as well as a small number of global parameters
  a network topology le that describes how the switches in the system are interconnected ie
what ports are connected to what other ports and
  a network routing le the describes how to route from every processor to every other processor
The names of these parameter les can be specied in the PAINT command line using the  k
 t and  r ags For example sim n  s x  k sle t tle r rle barnes input
indicates that the system parameter le is called sfile the topology le is called tfile and the
routing le is called rfile
 
Myrinet is a trademark of Myricom Inc For detailed information on Myrinet technology see the Myricom home
page at http wwwmyricomcom

PAINT is designed to model HP PARISC based multiprocessors while MINT is designed to model MIPSbased
multiprocessors Although this package requires the use of PAINT a port to the MINT system should be feasible
with a limited amount of eort If you perform this port please send it back to us for inclusion in our release for
others to use and we will  of course give you full credit for the port
The required format of the three conguration les are explained in Sections  	 through  
using the example topologies illustrated in Figures 	 and   Figure 	 illustrates a simple mesh
topology composed of four and eight node switches while Figure   illustrates a chordal ring topology
composed of only fournode switches
  System Parameters File
The System Parameters File species the conguration of the Myrinet switches in the system An
example is given below with comments to explain the meanings of each parameter
 Simple Mesh System Parameters File
 Total number of the processors in the system
numOfProcessor 
 Maximum number of ports on any single switch in the system
maxNumOfPorts 
 Total number of switches in the system
numOfSwitch 
 Link propagation delay in cycles where  cycle   ns
propDelay 	
 Time to perform taxi translation and cross bar setup








 Ratio between CPU and Myrinet switch clock rates
 For example if the processor speed is MHz and the modeled




 Myrinet switch slack buffer sizes see Myrinet technical specs































































































Figure   Example Topology Chordal Ring
   Topology File
The topology le species the interconnections between individual switches in the system It is
used to dene the overall system topology The following example le is the topology specication
for the simple mesh in Figure 	 The topology le consists of one line per switch that designates
where each of that switchs ports are connected either to ports on other switches or to processors
Each line should have one entry for each port ie the topology entry for a fourport switch must
have four entries while that for an eightport switch must have eight
 Simple Mesh Topology File
 Some definitions
 S means port  of switch number 
 P means processor number 
 D means dangling line
S P S S
 P
 Meaning Port  of Switch  is connected to Processor 
 Port  of Switch  is connected to Port  of Switch 
 Port 
 of Switch  is connected to Port  of Switch 

 Port  of Switch  is connected to Processor 
S P S	 S S
S
 S
 S S P	
S S
 S	 S S

S	 P




 S S P p P
 P
S S	 S		 P P P P S S

The following example le is the topology specication for the chordal ring
 Chordal Ring Topology File









S P S	 S
 S

S	 P	 S S
 S
S P S S

 S	
S P S S
 S
S P S S	
 S
  Routing Table File
Myrinet technology uses a static source routing mechanism For simple mesh topologies composed
of symmetric switches a simple XthenY routing mechanism suces to route packets between
input and output ports However because the V  simulation package supports arbitrary network
topologies and heterogenous switch sizes XthenY routing is no longer sucient Users must
specify the static source routing tables explicitly to specify to the simulation how to compose the
packet headers A complete routing table le must include N  N routing directions in an N
processor system one entry for each processor pair Note that the routing need not be symmetric
meaning that packets from port X to port Y can take a dierent path than packets from port Y
to port X A partial sample routing table is given below For space purposes only the routes from
one processor are given Please refer to the simulation package itself for a complete example
The syntax of the routing le is as follows For each processor pair there must be one line
specifying the order of switch output ports that a message traveling from the source to the destina
tion must take Port numbers are designated via a single character ranging from  for the rst
ten ports and then az for the next   ports For the V  product this results in a maximum
switch size of  ports or realistically   ports
In the example routing table below for Processor  P to send a packet to Processor  P
the packet will go through port 	 of S port 	 of S port  of S	 and nally port  of S This
route is directed by the entry in the routing table P P with the sequence 		































 Interfaces with the Upper Level Simulation Codes
Traditional PAINT architecture simulations consist of models for the CPU cache controller direc
tory controller for scalable DSM models network interface system bus and other components
This Myrinet simulation package provides a portion of the router interface to create sourcerouting
headers route packets between nodes model the network delays due to internal buering con
straints etc It does not however model input or output buering within a node ie between
the system bus and the network device This level of buering must be modeled in the archi
tecture simulation The network simulation package models packet delivery and ow control at a
cyclebycycle level of precision
To inject packets into the Myrinet fabric the architecture simulation should invoke the Send





 void msg addr
 int info size
 void
usr ptr
 int do mem costs
The meaning of the parameters is as follows
  ptask the PAINT task that will be scheduled by the Myrinet simulation after the last
it of the current packet is injected into the interconnect At that point the architecture
simulation can issue another Send to ship the next packet If other pieces of the simulation
need to respond to the event of a packet transmission completing users of this package must
signal this event within the ptask routine
  src the processor id of the sending processor
  dest the processor id of the destination processor
  payload the length of the user message body in bytes
  msg addr the memory address of the user message body used to perform DMA transfers
  info size length of the user message header in bytes
  usr ptr an arbitrary pointer to be used by the communicating peers of the upper level
simulation which can be to pass information useful for controlling the simulation
  do mem costs a ag to indicate if this Send call needs to DMA the packet data from the
memory which may cost some delay A userdene function Memory read which is explained
below will be invoked when do mem costs is set
If the do mem costs is set the function Memory read dened by the users will be invoked in
order to simulate the delay caused by DMAing the packet data from the memoryThe type signature
of the Memory read function is as follows
Memory read	task ptr ptask
 int src
 void msg addr
 int payload
The meaning of the parameters is as follows
  ptask the PAINT task that MUST be scheduled in the Memory read so the Myrinet simu
lation can nish shipping this packet
  src the processor id of the sending processor
  msg addr the memory address of the user message body used to perform DMA transfers
  payload the length of the user message body in bytes
Once the packet arrives at the destination processor the Receive will be invoked by the Myrinet
simulation Users of this package must implement this Receive function When the upper level
simulation has consumed the packet it MUST schedule the ptask or the Myrinet simulation will





 void msg addr
 int info size
 void
usr ptr
The parameters of Receive are the same as the parameters in Send
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